Multiplierless Implementations of MF/DTMF Receivers
- 1 July 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 32 (7) , 839-847
- https://doi.org/10.1109/TCOM.1984.1096147
Abstract
The ever-increasing use of VLSI in telecommunications systems is leavening the search of new algorithms for task realizations suited to VLSI implementations of systems. Toward this search, the paper presents implementations for MF/DTMF receivers, which are based on multiplierless basic filters or primitive VLSI cells such as(1 + z^{-n}),(1 - z^{-n}), and(1 \pm z^{-n} + z^{-2n}). These implementations require parallel processing and are designed to meet the requirements of a switching system.Keywords
This publication has 5 references indexed in Scilit:
- Multiplier-less design of FIR filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Integrated DTMF ReceiverIEEE Transactions on Communications, 1979
- Design and Performance of a Digital Multifrequency ReceiverIEEE Transactions on Communications, 1977
- A Digital Receiver for Tone Detection ApplicationsIEEE Transactions on Communications, 1976
- Digital MF Receiver Using Discrete Fourier TransformIEEE Transactions on Communications, 1973