Functional vector generation for sequential HDL models under an observability-based code coverage metric
- 1 December 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 10 (6) , 919-923
- https://doi.org/10.1109/tvlsi.2002.808438
Abstract
Design validation and verification is the process of ensuring correctness of a design described at different levels of abstraction during the design process. Design validation is the main bottleneck in improving design turnaround time. Currently, simulation is the primary methodology for validation of the first description of a design. In this paper we integrate directed search methods and observability-based code coverage metric (OCCOM) computation into an algorithm for generating test vectors under OCCOM for sequential HDL models. A prototype system for design validation under OCCOM has been built. The system uses repeated coverage computation to minimize the number of vectors generated. Experimental results using the test vector generation system are presented.Keywords
This publication has 5 references indexed in Scilit:
- OCCOM-efficient computation of observability-based code coverage metrics for functional verificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- Functional vector generation for HDL models using linear programming and Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- VIS: A system for verification and synthesisLecture Notes in Computer Science, 1996
- Architecture validation for processorsPublished by Association for Computing Machinery (ACM) ,1995
- Automatic functional test generation using the extended finite state machine modelPublished by Association for Computing Machinery (ACM) ,1993