Switching circuits for yield-enhancement of an array chip
- 2 August 1984
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 20 (16) , 667-669
- https://doi.org/10.1049/el:19840457
Abstract
McCanny and McWhirter describe a method for enhancing the yield of a bit-level systolic array chip. A limitation of their approach is that all the configuration circuitry must work. We have examined alternative approaches which tolerate some defects in this circuitry and find one scheme in particular which turns out to be much more effective.Keywords
This publication has 0 references indexed in Scilit: