Boundary-scan test structures and test-bench compilation in a multichip module synthesis system

Publisher Website

2 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/mcmc.1992.201443

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: