A 9.6 kb/s speech coder using the Bell laboratories DSP integrated circuit
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 7, 1692-1695
- https://doi.org/10.1109/icassp.1982.1171414
Abstract
A digital speech coder has been designed for real-time operation for a data rate of 9.6 kb/s. The design is based on a combination of two speech compression techniques: Time-Domain Harmonic Scaling (TDHS) and Sub-Band Coding (SBC). It is a highly modularized hardware implementation using five Bell Laboratories Digital Signal Processor (DSP) integrated circuits as the key processing elements. Three DSPs are used in the encoder for pitch detection, TDHS compression and sub-band encoding. Another two DSPs are used in the receiver for sub-band decoding and TDHS expansion.Keywords
This publication has 7 references indexed in Scilit:
- Application of quadrature mirror filters to split band voice coding schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 9.6 kb/s speech coder using the Bell laboratories DSP integrated circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Real-Time Speech CodingIEEE Transactions on Communications, 1982
- Digital Signal Processor: Architecture and PerformanceBell System Technical Journal, 1981
- Performance of transform and subband coding systems combined with harmonic scaling of speechIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- A Robust Adaptive QuantizerIEEE Transactions on Communications, 1975
- Adaptive Quantization in Differential PCM Coding of SpeechBell System Technical Journal, 1973