FAULT TOLERANCE AND DETECTION IN CHAOTIC COMPUTERS
- 1 June 2007
- journal article
- research article
- Published by World Scientific Pub Co Pte Ltd in International Journal of Bifurcation and Chaos
- Vol. 17 (06) , 1955-1968
- https://doi.org/10.1142/s0218127407018142
Abstract
We introduce a structural testing method for a dynamics based computing device. Our scheme detects different physical defects, manifesting themselves as parameter variations in the chaotic system at the core of the logic blocks. Since this testing method exploits the dynamical properties of chaotic systems to detect damaged logic blocks, the damaged elements can be detected by very few testing inputs, leading to very low testing time. Further the method does not entail dedicated or extra hardware for testing. Specifically, we demonstrate the method on one-dimensional unimodal chaotic maps. Some ideas for testing higher dimensional maps and flows are also presented.Keywords
This publication has 15 references indexed in Scilit:
- Cryptanalysis of an ergodic chaotic cipherPhysics Letters A, 2003
- Chaos computing: implementation of fundamental logical gates by chaotic elementsIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- Flexible parallel implementation of logic gates using chaotic elementsPhysical Review E, 2002
- Parallel computing with extended dynamical systemsPhysical Review E, 2002
- Cryptanalysis of a chaotic encryption systemPhysics Letters A, 2000
- Dynamics Based ComputationPhysical Review Letters, 1998
- Dynamics of coding in communicating with chaosPhysical Review E, 1998
- Testing the interconnect of RAM-based FPGAsIEEE Design & Test of Computers, 1998
- Encoding information in chemical chaos by controlling symbolic dynamicsPhysical Review E, 1997
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991