Novel FPGA implementations of Walsh–Hadamard transforms for signal processing
- 1 January 2001
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings - Vision, Image, and Signal Processing
- Vol. 148 (6) , 377
- https://doi.org/10.1049/ip-vis:20010674
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Family of unified complex Hadamard transformsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplierIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- A modular approach to the computation of convolution sum using distributed arithmetic principlesIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Hadamard transforms on multiply/add architecturesIEEE Transactions on Signal Processing, 1994
- A bit level systolic array for Walsh-Hadamard transformsSignal Processing, 1993