A new min-cut placement algorithm for timing assurance layout design meeting net length constraint

This publication has 6 references indexed in Scilit:

• Performance-driven placement of cell based IC's
  Published by Association for Computing Machinery (ACM) ,1989
• A bipolar 18K-gate variable size cell masterslice
  IEEE Journal of Solid-State Circuits, 1986
• Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A Method of Improving the Terminal Assignment in the Channel Routing for Gate Arrays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Timing influenced layout design
  Published by Association for Computing Machinery (ACM) ,1985
• An Efficient Heuristic Procedure for Partitioning Graphs
  Bell System Technical Journal, 1970