Calibration of microprocessor performance models

This publication has 6 references indexed in Scilit:

• Trace cache: a low latency approach to high bandwidth instruction fetching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Can trace-driven simulators accurately predict superscalar performance?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• VMW: a visualization-based microarchitecture workbench
  Computer, 1995
• The PowerPC user instruction set architecture
  IEEE Micro, 1994
• The PowerPC 604 RISC microprocessor.
  IEEE Micro, 1994
• The PowerPC performance modeling methodology
  Communications of the ACM, 1994