This paper shows how CMOS integrated circuits can be protected against electrical transients originating from nuclear explosions, static discharge, etc. First, the causes of transient failures are determined and then analyzed. Next, a wide range of protection devices are designed and evaluated. Finally, complete transient hardened logic gates are fabricated and tested to prove the feasibility of EMP hardened CMOS circuits.