Optimal buffer allocation for packet switches with input and output queueing
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1936-1941
- https://doi.org/10.1109/glocom.1990.116817
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A high-performance switch fabric for integrated circuit and packet switchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A survey of modern high-performance switching techniquesIEEE Journal on Selected Areas in Communications, 1989
- A Simple and Efficient Algorithm to Compute Tail Probabilities from TransformsOperations Research, 1988
- A Knockout Switch for Variable-Length PacketsIEEE Journal on Selected Areas in Communications, 1987
- A Broadband Packet Switch for Integrated TransportIEEE Journal on Selected Areas in Communications, 1987
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987
- Integrated Services Packet Network Using Bus Matrix SwitchIEEE Journal on Selected Areas in Communications, 1987
- On a tandem queueing model with identical service times at both counters, IAdvances in Applied Probability, 1979
- The Output Process of a Stationary $M/M/s$ Queueing SystemThe Annals of Mathematical Statistics, 1968