Implementation studies for a VLSI Prolog coprocessor
- 1 February 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 9 (1) , 10-23
- https://doi.org/10.1109/40.16791
Abstract
A 32-bit coprocessor designed as one VLSI (very large-scale integrated) circuit that is based on microprogrammed architecture is described. The most innovative aspect of this project is the fully dedicated microarchitecture of the execution unit. A detailed analysis was carried out by considering two execution techniques, 'interpreted' and 'compiled', and the computational model and its implementation were simulated to support the final design decisions. A description is given of compiled execution, which was selected for the final design. The simulations trace the actual behavior of the execution model and point out the performance that can be obtained using different architectural solutions. The results permit the selection of an optimal architecture within the technological constraints of VLSI implementations.Keywords
This publication has 4 references indexed in Scilit:
- An experimental VLSI Prolog interpreter: preliminary measurements and resultsPublished by Association for Computing Machinery (ACM) ,1987
- Performance studies of a Prolog machine architectureACM SIGARCH Computer Architecture News, 1985
- An Efficient Unification AlgorithmACM Transactions on Programming Languages and Systems, 1982
- Linear unificationJournal of Computer and System Sciences, 1978