An LSI chip set for DSP hardware implementation
Open Access
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 6, 644-647
- https://doi.org/10.1109/icassp.1981.1171244
Abstract
This paper describes a new LSI chip set developed to provide a simple and cost-effective means for DSP hardware implementation. This chip set, consisting of two NMOS LSIs, contains enough logic and memory to perform such high level DSP functions as biquad filters and FFT butterflies at a high throughput rate, without any other external logic devices. It employs serial arithmetic and operates at a clock rate up to more than 5 MHz. Throughput rate can be traded-off with processing accuracy. Architecture is designed to pursue self-sufficient applicability to high level DSP functions, while retaining generality in application.Keywords
This publication has 6 references indexed in Scilit:
- An LSI digital signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- LSI signal processor development for communications equipmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 24- and 120-Channel Transmultiplexers Built with New Digital Signal Processing LSI'sIEEE Transactions on Communications, 1982
- LSI's for digital signal processingIEEE Transactions on Electron Devices, 1979
- An Improved Method for Digital SSB-FDM Modulation and DemodulationIEEE Transactions on Communications, 1978
- A Pipeline Fast Fourier TransformIEEE Transactions on Computers, 1970