Processing element design for a parallel computer
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 10 (2) , 26-38
- https://doi.org/10.1109/40.52945
Abstract
A study has been made of how cost-effectiveness due to the improvement of VLSI technology can apply to a scientific computer system without performance loss. The result is a parallel computer, ADENA (Alternating Direction Edition Nexus Array), with a core consisting of four kinds of VLSI chips, two for processor elements (PES) and two for the interprocessor network (plus some memory chips). An overview of ADENA and an analysis of its performance are given. The design considerations for the PEs incorporated in ADENA are discussed. The factors that limit performance in a parallel processing environment are analyzed, and the measures employed to improve these factors at the LSI design level are described. The 42.6 sq cm CMOS PEs reach a peak performance of 20 MFLOPS and a 256-PE ADENA 1.5 GFLOPS has been achieved and 300 to 400 MFLOPS for PDE applications.<>Keywords
This publication has 14 references indexed in Scilit:
- Interprocessor Communication Speed And Performance In Distributed-memory Parallel ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The birth of the second generation: the Hitachi S-820/80Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 6.7-MFLOPS floating-point coprocessor with vector/matrix instructionsIEEE Journal of Solid-State Circuits, 1989
- A versatile data-transfer control unit for a parallel processor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- The MIPS R3010 floating-point coprocessorIEEE Micro, 1988
- Network-component chip set for a parallel processor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An Invitation to the World of PAXComputer, 1986
- Parallelism and Array ProcessingIEEE Transactions on Computers, 1984
- PACSACM Transactions on Computer Systems, 1983
- The ILLIAC IV ComputerIEEE Transactions on Computers, 1968