Performance improvement technique for synchronous circuits realized as LUT-based FPGAs
- 1 September 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (3) , 455-459
- https://doi.org/10.1109/92.407005
Abstract
This paper presents a new technique for improving the performance of a synchronous circuit configured as a look-up table based FPGA without changing the initial circuit configuration; only the register location is altered. It improves clock speed and data throughput at the expense of latency. One of the most significant benefits realized by this approach is that the time-consuming and user-uncontrollable reconfiguration processes, i.e., remapping, replacement, and rerouting, are unnecessary when improving circuit performance. After applying our technique to some benchmark circuits, the average performance improvement was 33% for six combinational circuits, and 25% for 18 sequential circuits.Keywords
This publication has 4 references indexed in Scilit:
- PROTEUS: programmable hardware for telecommunication systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983