A unified signal transition graph model for asynchronous control circuit synthesis
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Both low-level (analysis-oriented) and high-level (specification-oriented) models for asynchronous circuits and the environment where they operate, together with strong equivalence results between the properties at the low levels, are described. One interesting side result is the precise characterization of classical static and dynamic hazards in terms of the model. Consequently the designer can check the specification and directly decide if the behavior of any implementation will depend, e.g., on the delays of the signals described by such specification.Keywords
This publication has 4 references indexed in Scilit:
- A unified signal transition graph model for asynchronous control circuit synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Algorithms for synthesis of hazard-free asynchronous circuitsPublished by Association for Computing Machinery (ACM) ,1991
- Self-Timed Control of Concurrent ProcessesPublished by Springer Nature ,1990
- Free choice systems have home statesActa Informatica, 1984