An automatic cell pattern generation system for CMOS transistor-pair array LSI
- 30 June 1986
- journal article
- Published by Elsevier in Integration
- Vol. 4 (2) , 115-133
- https://doi.org/10.1016/s0167-9260(86)80003-7
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- CAD systems for VLSI in JapanProceedings of the IEEE, 1983
- Optimal Layout of CMOS Functional ArraysIEEE Transactions on Computers, 1981
- Experiments with a Density Router for PC CardsIEEE Transactions on Computers, 1979
- An automatic layout system for masterslice LSI: MARCIEEE Journal of Solid-State Circuits, 1978
- On the probability of success in a routing processProceedings of the IEEE, 1976
- The interconnection problem: A tutorialComputer, 1974
- On the Ordering of Connections for Automatic Wire RoutingIEEE Transactions on Computers, 1972
- ACCEL: Automated circuit card etching layoutProceedings of the IEEE, 1967
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961
- A note on two problems in connexion with graphsNumerische Mathematik, 1959