Minimization of Logic Networks Under a Generalized Cost Function
Open Access
- 1 September 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-25 (9) , 893-907
- https://doi.org/10.1109/tc.1976.1674714
Abstract
Based on the intuitive observation that smaller numbers of gates and connections would usually lead to a more compact network on an integrated circuit (IC), a monotonically increasing function of gate count and connection count is concluded to be a reasonable cost function to be minimized in the logical design of a network implemented in IC. Then it is shown that all minimal solutions of such a cost function always can be found among the following: minimal networks with a minimal number of gates as the first objective and a minimal number of connections as the second objective; minimal networks with a minimal number of connections as the first objective and a minimal number of gates as the second objective; and minimal networks which are associated with the above two types of minimal networks. All three of these types of minimal networks of NOR gates, as an example, are calculated by logical design programs based on integer programming, for all functions of 3 or less variables and also some functions of 4 variables which require 5 or less NOR gates. According to the computational results, for the majority of the functions the first type of minimal networks is identical to the second type, and for no function were networks of the third type found to exist.Keywords
This publication has 8 references indexed in Scilit:
- Redundancy check technique for designing optimal networks by branch-and-bound methodInternational Journal of Parallel Programming, 1974
- Integrated injection logic: a new approach to LSIIEEE Journal of Solid-State Circuits, 1972
- Merged-transistor logic (MTL)-a low-cost bipolar logic conceptIEEE Journal of Solid-State Circuits, 1972
- Design of Optimal Switching Networks by Integer ProgrammingIEEE Transactions on Computers, 1972
- Logical Design of Optimal Digital Networks by Integer ProgrammingPublished by Springer Nature ,1970
- An Algorithm for NAND Decomposition Under Network ConstraintsIEEE Transactions on Computers, 1969
- The Minimization of TANT NetworksIEEE Transactions on Electronic Computers, 1967
- A Catalog of Three-Variable Or-Invert and And-Invert Logical CircuitsIEEE Transactions on Electronic Computers, 1963