Prototype implementation of a highly parallel dataflow machine EM-4
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 278-286
- https://doi.org/10.1109/ipps.1991.153792
Abstract
The paper presents the implementation of the EM-4 prototype and reports initial performance evaluation. The EM-4 is a highly parallel computer whose design objectives are: to develop a feasible parallel computer with more than 1000 processing elements (PEs); and to pursue efficiency by improving dataflow architectures. Key features of the EM-4 are: (1) a strongly connected arc dataflow model; (2) a Multiple-RISC concept; (3) a dataflow single chip processor EMC-R and (4) a versatile interconnection network with extra facilities. As a first step the EM-4 prototype was implemented with 80 PEs. The EM-4 prototype has been fully operational since May 1990, with peak performance of 1 GIPS and peak network performance of 14.63 GB/s. It has performed 824 MIPS in the calculation of pi .<>Keywords
This publication has 8 references indexed in Scilit:
- Can Dataflow Subsume Von Neumann Computing?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Toward a dataflow/von Neumann hybrid architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Monsoon: an explicit token-store architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dataflow computer development in JapanPublished by Association for Computing Machinery (ACM) ,1990
- An architecture of a dataflow single chip processorPublished by Association for Computing Machinery (ACM) ,1989
- Implementation and evaluation of a list-processing-oriented data flow machineACM SIGARCH Computer Architecture News, 1986
- The Manchester prototype dataflow computerCommunications of the ACM, 1985
- A performance evaluation of a Lisp-based data-driven machine (EM-3)Published by Association for Computing Machinery (ACM) ,1983