PipeRench: a reconfigurable architecture and compiler
Top Cited Papers
- 1 April 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 33 (4) , 70-77
- https://doi.org/10.1109/2.839324
Abstract
With the proliferation of highly specialized embedded computer systems has come a diversification of workloads for computing devices. General-purpose processors are struggling to efficiently meet these applications' disparate needs, and custom hardware is rarely feasible. According to the authors, reconfigurable computing, which combines the flexibility of general-purpose processors with the efficiency of custom hardware, can provide the alternative. PipeRench and its associated compiler comprise the authors' new architecture for reconfigurable computing. Combined with a traditional digital signal processor, microcontroller or general-purpose processor, PipeRench can support a system's various computing needs without requiring custom hardware. The authors describe the PipeRench architecture and how it solves some of the pre-existing problems with FPGA architectures, such as logic granularity, configuration time, forward compatibility, hard constraints and compilation time.Keywords
This publication has 4 references indexed in Scilit:
- PipeRench: a coprocessor for streaming multimedia accelerationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipeline Reconfigurable FPGAsPublished by Springer Nature ,2000
- Fast compilation for pipelined reconfigurable fabricsPublished by Association for Computing Machinery (ACM) ,1999
- IDEA: A Cipher for Multimedia Architectures?Published by Springer Nature ,1999