Formalized timing diagrams
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Synthesis of mixed synchronous/asynchronous control logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combining event and data-flow graphs in behavioral synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hardware Design and Simulation in VAL/VHDLPublished by Springer Nature ,1991
- Automatic verification of finite-state concurrent systems using temporal logic specificationsACM Transactions on Programming Languages and Systems, 1986