Relaxing consistency in recoverable distributed shared memory
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 07313071,p. 155-163
- https://doi.org/10.1109/ftcs.1993.627319
Abstract
Relaxed memory consistency models tolerate increased memory access latency in both hardware and software distributed shared memory systems. In recoverable systems, relaxing consistency has the added benefit of reducing the number of checkpoints needed to avoid rollback propagation. The authors introduce new checkpointing algorithms that take advantage of relaxed consistency to reduce the performance overhead of checkpointing. They also introduce a scheme based on lazy relaxed consistency that reduces both checkpointing overhead and the overhead of avoiding error propagation in systems with error latency. They use multiprocessor address traces to evaluate the relaxed consistency approach to checkpointing with distributed shared memory.Keywords
This publication has 28 references indexed in Scilit:
- The performance of consistent checkpointingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimistic message logging for independent checkpointing in message-passing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PHIGURE: a parallel hierarchical global routerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reliable distributed shared memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Supercomputers-the power of parallelismIEEE Spectrum, 1992
- Implementation and performance of MuninPublished by Association for Computing Machinery (ACM) ,1991
- Recoverable distributed shared virtual memoryIEEE Transactions on Computers, 1990
- Error recovery in shared memory multiprocessors using private cachesIEEE Transactions on Parallel and Distributed Systems, 1990
- High-performance fault-tolerant VLSI systems using micro rollbackIEEE Transactions on Computers, 1990
- Memory access buffering in multiprocessorsACM SIGARCH Computer Architecture News, 1986