A 160kb/s full duplex digital echo canceling transceiver
- 1 January 1985
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. XXVIII, 152-153
- https://doi.org/10.1109/isscc.1985.1156790
Abstract
A report on a 22-pin IC implemented in 3μm, double polysilicon will be presented. The 5V CMOS chip uses a RAM-based echo canceler to provide 160Kb/s full-duplex transmission. The device contains over 49,000 transistors, occupies 27.7 sq mm, and dissipates less than 50mW.Keywords
This publication has 4 references indexed in Scilit:
- A 200Kb/s burst mode transceiver with two-bridge tap equalizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A burst-mode LSI equalizer with analog-digital building blocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A New Digital Echo Canceler for Two-Wire Subscriber LinesIEEE Transactions on Communications, 1981
- Digital echo cancellation for baseband data transmissionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1979