Synthesis steps and design models for codesign
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 28 (2) , 44-53
- https://doi.org/10.1109/2.347999
Abstract
Growing design complexity and an urgent need for early prototypes have become limitations in current electronic systems design. A mature codesign offers advantages to overcome this challenge. Codesign is an emerging approach for the joint development of hardware and software, and is an important part of rapid system prototyping. It includes partitioning, communication synthesis, and virtual prototyping. Starting from a system-level specification, codesign produces a heterogeneous architecture containing software, hardware, and communication modules. The authors provide a detailed description of Cosmos, a methodology and environment for codesign. The design process in this environment includes four refinement steps: system-level specification, system-level partitioning, communication synthesis (including channel binding and channel mapping), and architecture generation (including virtual prototyping and architecture mapping). Architecture generation includes virtual prototyping and architecture mapping (prototyping). Virtual prototyping produces a system model that can be simulated. Architecture mapping produces an architecture that implements (or emulates) the initial specification. The authors provide a comprehensive description of these steps along with the design models used during the codesign process. Combining the Cosmos model with Solar, a design representation for system-level concepts, allows modular design and design reuse of existing subsystems.Keywords
This publication has 9 references indexed in Scilit:
- Design Of Heterogeneous Ics For Mobile And Personal Communication SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A system-design methodology: executable-specification refinementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interactive system-level partitioning with PARTIFPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach to the adaptation of estimated cost parameters in the COSYMA systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Rapid Prototyping of Application Specific Signal Processors (RASSP) program: overview and statusPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hardware-software cosynthesis for digital systemsIEEE Design & Test of Computers, 1993
- A model and methodology for hardware-software codesignIEEE Design & Test of Computers, 1993
- A hardware-software codesign methodology for DSP applicationsIEEE Design & Test of Computers, 1993
- CCITT SDL: Overview of the language and its applicationsComputer Networks and ISDN Systems, 1987