Fast functional simulation using branching programs
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Logic verification using binary decision diagrams in a logic synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic variable ordering for ordered binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- SSIM: a software levelized compiled-code simulatorPublished by Association for Computing Machinery (ACM) ,1987
- The Yorktown Simulation Engine: IntroductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- An Approach to Unified Methodology of Combinational Switching CircuitsIEEE Transactions on Computers, 1977
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Exclusive simulation of activity in digital networksCommunications of the ACM, 1969