Gate sizing using a statistical delay model

This publication has 5 references indexed in Scilit:

• Gate sizing in MOS digital circuits with linear programming
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Lancelot
  Published by Springer Nature ,1992
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Timing Verification and the Timing Analysis program
  Published by Association for Computing Machinery (ACM) ,1982
• Timing Analysis of Computer Hardware
  IBM Journal of Research and Development, 1982