Activity Counter: New Optimization for the dynamic scheduling of SIMD Control Flow

Abstract
SIMD or vector computers and collection-oriented languages, like C*, are designed to perform the same computation on each data item or on just a subset of the data. Subsets of processors or data items implemented via an activiry bit and a stack of activity bits when subsets of subsets are supported. This method is also used in VLIW processors through if-conversion to implement paralalle1 control flow as in SIMD computers. Wt present a new method of dynamic scheduling of several SIMD control flow constructions which can be nested.

This publication has 6 references indexed in Scilit: