Reduced instruction set computers
- 2 January 1985
- journal article
- Published by Association for Computing Machinery (ACM) in Communications of the ACM
- Vol. 28 (1) , 8-21
- https://doi.org/10.1145/2465.214917
Abstract
Reduced instruction set computers aim for both simplicity in hardware and synergy between architectures and compilers. Optimizing compilers are used to compile programming languages down to instructions that are as unencumbered as microinstructions in a large virtual address space, and to make the instruction cycle time as fast as possible.Keywords
This publication has 8 references indexed in Scilit:
- VLSI Processor ArchitectureIEEE Transactions on Computers, 1984
- RISC watchACM SIGARCH Computer Architecture News, 1984
- Architecture of SOARPublished by Association for Computing Machinery (ACM) ,1984
- Very Long Instruction Word architectures and the ELI-512Published by Association for Computing Machinery (ACM) ,1983
- A VLSI RISCComputer, 1982
- Register allocation & spilling via graph coloringPublished by Association for Computing Machinery (ACM) ,1982
- More hardware means less softwareIEEE Spectrum, 1981
- Empirical evaluation of some features of instruction set processor architecturesCommunications of the ACM, 1977