On the attributes of the SCISM organization
- 1 September 1992
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 20 (4) , 44-53
- https://doi.org/10.1145/142880.142894
Abstract
In this paper, we describe some of the attributes of the SCISM organization, a multiple instruction-issuing machine, the outcome of five years of research at the IBM Glendale Laboratory, in Endicott, New York. The proposed organization embodies a number of mechanisms, including the analysis of instruction sequences and deciding which instructions will execute in parallel prior to instruction fetch and issue, the incorporation of permanent preprocessing of instructions to be executed in parallel, the categorization of instructions for parallel execution on the basis of hardware utilization rather than opcode description, the avoidance of memory interlocks through the preprocessing mechanism, and the elimination of execution interlocks with specialized hardware. It is shown that by incorporating these mechanisms, a SCISM capable of issuing and executing two instructions per cycle can achieve more than 90% of the theoretical maximum performance of an idealized, dual instruction issue superscalar machine.Keywords
This publication has 9 references indexed in Scilit:
- High-performance 3-1 interlock collapsing ALU'sIEEE Transactions on Computers, 1994
- Interlock collapsing ALU'sIEEE Transactions on Computers, 1993
- How DEC developed AlphaIEEE Spectrum, 1992
- Computer technology and architecture: an evolving interactionComputer, 1991
- Branch history table prediction of moving target branches due to subroutine returnsPublished by Association for Computing Machinery (ACM) ,1991
- Multiple instruction issue in the NonStop cyclone processorPublished by Association for Computing Machinery (ACM) ,1990
- Checkpoint Repair for High-Performance Out-of-Order Execution MachinesIEEE Transactions on Computers, 1987
- An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit ProcessorsIEEE Transactions on Computers, 1986
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984