Chip-to-Module Interconnections Using “Sea of Leads” Technology
- 31 January 2003
- journal article
- Published by Springer Nature in MRS Bulletin
- Vol. 28 (1) , 61-67
- https://doi.org/10.1557/mrs2003.19
Abstract
The drive toward higher density and higher performance in integrated circuits creates a need to keep interconnects short and eliminate layers of packaging. In this article, we propose a novel, ultrahigh-density (exceeding 104leads per cm2), compliant, wafer-level, input/output interconnection technology called “sea of leads” as a key enabling technology for future high-performance microsystems. The mechanical compliance is addressed through slippery leads (leads released from the surface) and embedded air gaps. The ability to fabricate embedded air gaps has enabled the integration of optical interconnects with high index-of-refraction mismatches between the core and cladding.Keywords
This publication has 6 references indexed in Scilit:
- Volume grating couplers: polarization and loss effectsApplied Optics, 2002
- Interconnect opportunities for gigascale integrationIBM Journal of Research and Development, 2002
- 100 Years of Industrial ElectrochemistryJournal of the Electrochemical Society, 2002
- Compliant Wafer Level PackagePublished by ASME International ,2001
- Fabrication of microchannels using polycarbonates as sacrificial materialsJournal of Micromechanics and Microengineering, 2001
- Volume grating preferential-order focusing waveguide couplerOptics Letters, 1999