A room-temperature silicon single-electron metal–oxide–semiconductor memory with nanoscale floating-gate and ultranarrow channel
- 17 February 1997
- journal article
- conference paper
- Published by AIP Publishing in Applied Physics Letters
- Vol. 70 (7) , 850-852
- https://doi.org/10.1063/1.118236
Abstract
We have demonstrated a room-temperature silicon single-electron transistor memory that consists of (i) a narrow channel metal-oxide–semiconductor field-effect transistor with a width (∼10 nm) smaller than the Debye screening length of single electron; and (ii) a nanoscale polysilicon dot (∼7×7 nm) as the floating gate embedded between the channel and the control gate. We have observed that storing one electron on the floating gate can significantly screen the channel from the potential on the control gate, leading to a discrete shift in the threshold voltage, a staircase relationship between the charging voltage and the threshold shift, and a self-limiting charging process.Keywords
This publication has 6 references indexed in Scilit:
- A silicon nanocrystals based memoryApplied Physics Letters, 1996
- Single electron and hole quantum dot transistors operating above 110 KJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1995
- Room-temperature single-electron memoryIEEE Transactions on Electron Devices, 1994
- Self-limiting oxidation for fabricating sub-5 nm silicon nanowiresApplied Physics Letters, 1994
- 10 nm Si pillars fabricated using electron-beam lithography, reactive ion etching, and HF etchingJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1993
- 10 nm electron beam lithography and sub-50 nm overlay using a modified scanning electron microscopeApplied Physics Letters, 1993