A 2Kx8-bit static MOS RAM with a new memory cell structure
- 1 April 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 15 (2) , 201-205
- https://doi.org/10.1109/JSSC.1980.1051363
Abstract
A 2K/spl times/8-bit static MOS RAM with a new memory cell structure has been developed. The memory cell consists of six devices including four MOSFETs and two memory load resistors. Two load resistors are fabricated in the second-level polysilicon films over the polysilicon gate MOSFET used as the driver. Thus the memory cell area is determined only by the area of four MOSFETs. By applying the new cell structure and photolithography technology of 3 /spl mu/m dimensions, the cell area of 23/spl times/27 /spl mu/m and the chip area of 3.75/spl times/4.19 mm have been realized. The RAM is nonclocked and single 5 V operation. Access time of about 150 ns is obtained at a supply current of 120 mA.Keywords
This publication has 4 references indexed in Scilit:
- A 4K static clocked and nonclocked RAM designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1977
- A high performance 4K static RAM fabricated with an advanced MOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1977
- A 5 V-only 4-K static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1977
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974