A sub-50 psec. 89 K gate ECL-gate array with 480 Kb BiCMOS STRAM

Publisher Website

30 December 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/asic.1993.410835

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: