A 1.9 GHz low voltage CMOS power amplifier for medium power RF applications

Abstract
This paper describes the design methodology and measured performances of a monolithic two-stage RF power amplifier realized in a 0.35 /spl mu/m CMOS technology. Under 2.5 V supply, good linearity is achieved and an output power of 23.5 dBm with an associated PAE of 35% is obtained at 19 GHz. The obtained performances give an insight into CMOS potentialities for medium power RF amplification.

This publication has 3 references indexed in Scilit: