Pulse-processing neural net hardware with selectable topology and adaptive weights and delays
- 1 January 1990
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 569-574 vol.2
- https://doi.org/10.1109/ijcnn.1990.137767
Abstract
A completely parallel, asynchronous, pulse-processing neural net has been described. This hardware simulator is fabricated with discrete electronic elements. A variety of basic biological parameters are efficiently incorporated in the hardware. It is noteworthy that the concept uses neural activity to modify synaptic weights and time delays. It follows that learning rules are embedded in the net topologyKeywords
This publication has 5 references indexed in Scilit:
- Pulse arithmetic in VLSI neural networksIEEE Micro, 1989
- The systolic array neurocomputer: fine-grained parallelism at the synaptic levelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A wafer scale integration neural network utilizing completely digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Electronic Simulation of the Vertebrate RetinaIEEE Transactions on Biomedical Engineering, 1975
- Über die Nachrichtenverarbeitung in der NervenzelleBiological Cybernetics, 1961