ASOC: a scalable, single-chip communications architecture
- 7 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Parallelizing applications into siliconPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Supporting systolic and memory communication in iWarpPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Space-time scheduling of instruction-level parallelism on a raw machinePublished by Association for Computing Machinery (ACM) ,1998
- Baring it all to software: Raw machinesComputer, 1997
- AMBA: enabling reusable on-chip designsIEEE Micro, 1997
- NuMesh: An architecture optimized for scheduled communicationThe Journal of Supercomputing, 1996
- Deadlock-free adaptive routing in multicomputer networks using virtual channelsIEEE Transactions on Parallel and Distributed Systems, 1993
- Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Transactions on Information Theory, 1967