A generic architecture for on-chip packet-switched interconnections
Top Cited Papers
- 1 March 2000
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 250-256
- https://doi.org/10.1109/date.2000.840047
Abstract
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not meet the performance requirements of tomorrow's systems. We present an alternative interconnection in the form of switching networks. This technology originates in parallel computing, but is also well suited for heterogeneous communication between embedded processors and addresses many of the deep submicron integration issues. We discuss the necessity and the ways to provide high-level services on top of the bare network packet protocol, such as dataflow and address-space communication services. Eventually we present our first results on the cost/performance assessment of an integrated switching network.Keywords
This publication has 8 references indexed in Scilit:
- Education For The Deep Submicronage: Business As Usual?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Stream communication between real-time tasks in a high-performance multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cycle precise core based hardware/software system simulation with predictable event propagationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data pathsIEEE Journal of Solid-State Circuits, 1992
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- Fat-trees: Universal networks for hardware-efficient supercomputingIEEE Transactions on Computers, 1985
- A Study of Non-Blocking Switching NetworksBell System Technical Journal, 1953