Effect of loop delay on phase margin of first-order and second-order control loops
- 17 October 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 52 (10) , 621-625
- https://doi.org/10.1109/tcsii.2005.852003
Abstract
This paper analyzes the phase margin of first-order and second-order control loops in the presence of a loop delay and establishes rules of thumb on the maximum permissible delay for a given phase margin. Both discrete-time and continuous-time loops are considered. Results are applicable, for example, to adaptive filters and to first-order and second-order phase-locked loops.Keywords
This publication has 6 references indexed in Scilit:
- Low-power silicon architectures for wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel stability analysis of a PLL for timing recovery in hard disk drivesIEEE Transactions on Circuits and Systems I: Regular Papers, 1999
- A 200-MSample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servoIEEE Journal of Solid-State Circuits, 1997
- Digital Baseband Transmission and RecordingPublished by Springer Nature ,1996
- Effect of loop delay on stability of discrete-time PLLIEEE Transactions on Circuits and Systems I: Regular Papers, 1995
- A PRML system for digital magnetic recordingIEEE Journal on Selected Areas in Communications, 1992