High-speed signal processing using systolic arrays over finite rings
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 6 (3) , 504-512
- https://doi.org/10.1109/49.1918
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- High speed signal processing, pipelining, and VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Residue to binary conversion for RNS arithmetic using only modular look-up tablesIEEE Transactions on Circuits and Systems, 1988
- VLSI design for massively parallel signal processorsMicroprocessors and Microsystems, 1983
- On the design of algorithms for VLSI systolic arraysProceedings of the IEEE, 1983
- Implementation of signal processing functions using 1-bit systolic arraysElectronics Letters, 1982
- Why systolic architectures?Computer, 1982
- Residue Number Scaling and Other Operations Using ROM ArraysIEEE Transactions on Computers, 1978
- The use of residue number systems in the design of finite impulse response digital filtersIEEE Transactions on Circuits and Systems, 1977
- Number theoretic transforms to implement fast digital convolutionProceedings of the IEEE, 1975
- The use of finite fields to compute convolutionsIEEE Transactions on Information Theory, 1975