High-Speed Arithmetic in Binary Computers
- 1 January 1961
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IRE
- Vol. 49 (1) , 67-91
- https://doi.org/10.1109/jrproc.1961.287779
Abstract
Methods of obtaining high speed in addition, multiplication, and division in parallel binary computers are described and then compared with each other as to efficiency of operation and cost. The transit time of a logical unit is used as a time base in comparing the operating speeds of different methods, and the number of individual logical units required is used in the comparison of costs. The methods described are logical and mathematical, and may be used with various types of circuits. The viewpoint is primarily that of the systems designer, and examples are included wherever doing so clarifies the application of any of these methods to a computer. Specific circuit types are assumed in the examples.Keywords
This publication has 5 references indexed in Scilit:
- The engineering design of the stretch computerPublished by Association for Computing Machinery (ACM) ,1959
- A New Class of Digital Division MethodsIRE Transactions on Electronic Computers, 1958
- An analysis of carry transmission in computer additionPublished by Association for Computing Machinery (ACM) ,1958
- High-Speed Digital MultiplicationIEEE Transactions on Electronic Computers, 1957
- Fast Carry Logic for Digital ComputersIEEE Transactions on Electronic Computers, 1955