SMT layout overhead and scalability
- 7 August 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 13 (2) , 142-155
- https://doi.org/10.1109/71.983942
Abstract
Simultaneous Multi-Threading (SMT) is a hardware technique that increases processor throughput by issuing instructions simultaneously from multiple threads. However, while SMT can be added to an existing microarchitecture with relatively low overhead, this additional chip area could be used for other resources such as more functional units, larger caches, or better branch predictors. How large is the SMT overhead and at what point does SMT no longer pay off for maximum throughput compared to adding other architecture features? This paper evaluates the silicon overhead of SMT by performing a transistor/interconnect-level analysis of the layout. We discuss microarchitecture issues that impact SMT implementations and show how the Instruction Set Architecture (ISA) and microarchitecture can have a large effect on the SMT overhead and performance. Results show that SMT yields large performance gains with small to moderate area overhead.Keywords
This publication has 18 references indexed in Scilit:
- A scalable register file architecture for dynamically scheduled processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A quad-issue out-of-order RISC CPUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area and system clock effects on SMT/CMP processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous multithreading: a platform for next-generation processorsIEEE Micro, 1997
- The case for a single-chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1996
- Exploiting choicePublished by Association for Computing Machinery (ACM) ,1996
- The Mips R10000 superscalar microprocessorIEEE Micro, 1996
- Performance estimation of multistreamed, superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992