Two novel multiway circuit partitioning algorithms using relaxed locking
- 1 February 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 16 (2) , 169-178
- https://doi.org/10.1109/43.573831
Abstract
All the previous Kernighan-Lin-based (KL-based) circuit partitioning algorithms employ the locking mechanism, which enforces each cell to move exactly once per pass. In this paper, we propose two novel approaches for multiway circuit partitioning to overcome this limitation. Our approaches allow each cell to move more than once. Our first approach still uses the locking mechanism but in a relaxed way. It introduces the phase concept such that each pass can include more than one phase, and a phase can include at most one move of each cell. Our second approach does not use the locking mechanism at all. It introduces the mobility concept such that each cell can move as freely as allowed by its mobility. Each approach leads to KL-based generic algorithms whose parameters can be set to obtain algorithms with different performance characteristics. We generated three versions of each generic algorithm and evaluated them on a subset of common benchmark circuits in comparison with Sanchis' algorithm (FMS) and the simulated annealing algorithm (SA). Experimental results show that our algorithms are efficient, they outperform FMS significantly, and they perform comparably to SA. Our algorithms perform relatively better as the number of parts in the partition increases as well as the density of the circuit decreases. This paper also provides guidelines for good parameter settings for the generic algorithms.Keywords
This publication has 19 references indexed in Scilit:
- Recent directions in netlist partitioning: a surveyIntegration, 1995
- Optimization by iterative improvement: an experimental evaluation on two-way partitioningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Ratio cut partitioning for hierarchical designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Multiple-way network partitioningIEEE Transactions on Computers, 1989
- Graph bisection algorithms with good average case behaviorCombinatorica, 1987
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Optimization by Simulated AnnealingScience, 1983
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970
- Bounds for Certain Multiprocessing AnomaliesBell System Technical Journal, 1966