SAT and ATPG: Boolean engines for formal hardware verification
- 26 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 32 references indexed in Scilit:
- A method to calculate necessary assignments in algorithmic test pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Applying SAT Methods in Unbounded Symbolic Model CheckingPublished by Springer Nature ,2002
- GRASP: a search algorithm for propositional satisfiabilityIEEE Transactions on Computers, 1999
- Combinational test generation using satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- An efficient equivalence checker for combinational circuitsPublished by Association for Computing Machinery (ACM) ,1996
- Improved deterministic test pattern generation with applications to redundancy identificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966
- A machine program for theorem-provingCommunications of the ACM, 1962
- A Computing Procedure for Quantification TheoryJournal of the ACM, 1960