Improving the Worst-Case Execution Time Accuracy by Inter-Task Instruction Cache Analysis
- 1 July 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 21503109,p. 25-32
- https://doi.org/10.1109/sies.2007.4297313
Abstract
In hard real-time applications, WCET is used to check time constraints of the whole system but is only computed at the task level. While most WCET computation methods assume a conservative approach to handle the processor state before the execution of a task, the inter-task analysis of long effect hardware facilities should improve the accuracy of the result. As an example, we developed an analysis of a direct-mapped instruction cache behavior, that combines inter-and intra-task instruction cache analysis to estimate more accurately the number of cache misses due to task chaining by considering task entry and exit states along the inter-task analysis. The initial tasks WCET can be computed by any existing single-task approach that models the instruction cache behavior.Keywords
This publication has 5 references indexed in Scilit:
- Automatic Timing Model Generation by CFG Partitioning and Model CheckingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Low-complexity algorithms for static cache locking in multitasking hard real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient microarchitecture modeling and path analysis for real-time softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing Analysis for Instruction CachesReal-Time Systems, 2000