High-performance VLSI through package-level interconnects
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 518-523
- https://doi.org/10.1109/ecc.1989.77799
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A new technique for measuring the inductance of pin grid array packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Internal thermal resistance of a multi-chip packaging design for VLSI-based systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A technique for monitoring the consistency of package geometry and dielectric constant in the manufacturing processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Controlled Collapse Reflow Chip JoiningIBM Journal of Research and Development, 1969
- Geometric Optimization of Controlled Collapse InterconnectionsIBM Journal of Research and Development, 1969
- Solid Logic Technology: Versatile, High-Performance MicroelectronicsIBM Journal of Research and Development, 1964