Interconnect layout optimization under higher-order RLC model
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Studies the interconnect layout optimization problem under a higher-order RLC model to optimize not just the delay but also the waveform for RLC circuits with non-monotone signal response. We propose a unified approach that considers topology optimization, wire-sizing optimization and waveform optimization simultaneously. Our algorithm considers a large class of routing topologies, ranging from shortest-path Steiner trees to bounded-radius Steiner trees and Steiner routings. We construct a set of required-arrival-time Steiner (RATS) trees, providing a smooth trade-off among signal delay, waveform and routing area. Using a new incremental moment computation algorithm, we interleave topology construction with moment computation to facilitate accurate delay calculation and evaluation of waveform quality. Experimental results show that our algorithm is able to construct a set of topologies providing a smooth trade-off among signal delay, signal settling time, voltage overshoot and routing cost.Keywords
This publication has 22 references indexed in Scilit:
- Performance driven MCM routing using a second order RLC tree delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new layout-driven timing model for incremental layout optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constrained multivariable optimization of transmission lines with general topologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal wiresizing under Elmore delay modelIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Transmission line synthesisPublished by Association for Computing Machinery (ACM) ,1995
- OTTERPublished by Association for Computing Machinery (ACM) ,1994
- A new class of iterative Steiner tree heuristics with good performanceIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Provably good performance-driven global routingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986