Simulation and analysis of transient faults in digital circuits
- 1 March 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (3) , 258-264
- https://doi.org/10.1109/4.121546
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A STATISTICAL LOAD DEPENDENCY MODEL FOR CPU ERRORS AT SLACPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Automatic mixed-mode timing simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transient fault behavior in a microprocessor-A case studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulation techniques for mixed analog/digital circuitsIEEE Journal of Solid-State Circuits, 1990
- Single Event Upset Immune Integrated Circuits for Project GalileoIEEE Transactions on Nuclear Science, 1985
- Collection of Charge on Junction Nodes from Ion TracksIEEE Transactions on Nuclear Science, 1982
- Modeling and simulation of insulated-gate field-effect transistor switching circuitsIEEE Journal of Solid-State Circuits, 1968