Automatic synthesis of time-stationary controllers for pipelined data paths
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Multiple-Level Logic Optimization SystemPublished by Springer Nature ,2003
- LAST: a layout area and shape function estimator for high level applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Percolation based synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Loop optimization in register-transfer scheduling for DSP-systemsPublished by Association for Computing Machinery (ACM) ,1989
- Horizontal partitioning of PLA-based finite state machinesPublished by Association for Computing Machinery (ACM) ,1989
- NOVA: state assignment of finite state machines for optimal two-level logic implementationsPublished by Association for Computing Machinery (ACM) ,1989
- Automatic production of controller specifications from control and timing behavioral descriptionsPublished by Association for Computing Machinery (ACM) ,1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Smile: a computer program for partitioning of programmed logic arraysComputer-Aided Design, 1983
- Synthesis of Hardware for the Control of Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982