Understanding the limits of ultrathin SiO2 and SiON gate dielectrics for sub-50 nm CMOS

Abstract
No abstract available