Correctness proofs of parameterized hardware modules in the Cathedral-II synthesis environment
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- The verification of a bit-slice ALUPublished by Springer Nature ,1990
- HOL: A Proof Generating System for Higher-Order LogicPublished by Springer Nature ,1988
- Evolution of CAD tools towards third generation custom VLSI designRevue de Physique Appliquée, 1987
- An Intelligent Module Generator EnvironmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- DIALOG: An Expert Debugging System for MOSVLSI DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985